1. Introduction
===============

Nonvolatile memory (NVM), because of its high density and low cost, is widely used for portable mass storage purposes in digital cameras, tablet PCs, and smartphones \[[@B1-materials-08-05112]\]. A crucial challenge in the electronics industry is obtaining low-power fast NVM devices with small dimensions. A silicon-oxide-nitride-oxide-silicon (SONOS)-like structure has become widely used for charging devices because it does not have a planar scaling problem for floating gate isolation and exhibits considerable potential for achieving high program/erase (P/E) speeds, low programming voltages, and low power performance \[[@B1-materials-08-05112],[@B2-materials-08-05112],[@B3-materials-08-05112],[@B4-materials-08-05112],[@B5-materials-08-05112],[@B6-materials-08-05112],[@B7-materials-08-05112]\].

Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) flash memory devices are potential candidates for replacing conventional floating-gate NAND (Not AND) flash devices in the sub-32 nm technology node \[[@B6-materials-08-05112],[@B7-materials-08-05112]\]. SONOS-like devices have several advantages over the conventional floating-gate device, such as rapid programming, low-power operation, high-density integration, and excellent reliability.

According to studies on SONOS flash, TaN-Al~2~O~3~-Si~3~N~4~-SiO~2~-silicon (TANOS) structure flash memory \[[@B8-materials-08-05112],[@B9-materials-08-05112],[@B10-materials-08-05112]\] exhibits excellent performance because of its immunity to gate injection when metal gate TaN with a high work function is used. Moreover, several studies have presented various types of high-*k* dielectric trapping layers as potential candidates for replacing Si~3~N~4~ to provide discrete NVM charge storage \[[@B11-materials-08-05112],[@B12-materials-08-05112],[@B13-materials-08-05112],[@B14-materials-08-05112],[@B15-materials-08-05112],[@B16-materials-08-05112]\]. Furthermore, high-*k* dielectric materials can improve the gate capacitance, and maintain an equivalent potential difference for a greater thickness compared with SiO~2~. Therefore, the leakage through the dielectric can be minimized, and the scaling limits can be extended. Moreover, to achieve a large memory window for differentiating between stable programs and erased states, a high-*k* dielectric trapping layer can provide sufficiently high trapping density for charge storage \[[@B17-materials-08-05112]\]. According to the International Technology Roadmap for Semiconductors, high-*k* trapping layer use in flash memory has high potential for scalability below the 32-nm node \[[@B18-materials-08-05112]\].

Metal gate electrodes with high-*k* dielectric oxide may be made more effective than poly-Si by improving the carrier mobility, thus avoiding the poly-Si depletion effect and dopant penetration through the gate oxide \[[@B19-materials-08-05112],[@B20-materials-08-05112],[@B21-materials-08-05112],[@B22-materials-08-05112]\]. However, using a metal gate layer requires *n*- and *p*-type metals with appropriate work functions for targeting the suitable threshold voltage (V~th~) for high-performance complementary metal-oxide-semiconductor (CMOS) logic applications on bulk Si \[[@B23-materials-08-05112],[@B24-materials-08-05112]\]. In addition, studies have demonstrated V~th~ shift caused by dipole formation at high-*k*/SiO~2~ interfaces \[[@B25-materials-08-05112],[@B26-materials-08-05112],[@B27-materials-08-05112]\]. The areal density difference of oxygen atoms is the driving force in dipole formation at these interfaces \[[@B28-materials-08-05112],[@B29-materials-08-05112]\]. In this study, we used the dipole engineering for NVM to modulate V~th~ with different high-*k* dielectric layers. The proposed design with adjustable V~th~ exhibited excellent characteristics such as a considerably large memory window, high-speed P/E, excellent endurance, and optimal disturbance.

2. Experimental Section
=======================

[Figure 1](#materials-08-05112-f001){ref-type="fig"} illustrates the structure of our TAHOS SONOS-like NVMs. These devices were fabricated on 6 inch Si wafers. After the active region was patterned, a 4 nm oxide tunnel was thermally grown at 1000 °C in a vertical furnace system. Next, 1 nm HfO~2~ and Al~2~O~3~ thin films, used in the dipole layer, were deposited using metal--organic chemical vapor deposition (MOCVD). We compared three samples: one without a dipole layer, one with a 1 nm HfO~2~ dipole layer, and one with a 1 nm Al~2~O~3~ dipole layer. [Table 1](#materials-08-05112-t001){ref-type="table"} compares the devices. After a 10 nm trapping HfSiO~x~ deposition, MOCVD was used to deposit a 10 nm Al~2~O~3~ thin film, which was used as a blocking oxide. Next, a 100 nm TaN layer was deposited using a sputtering method. After gate patterning, a self-aligned implantation was used to create an n^+^ source/drain with As^+^ at a dose of 5 × 10^15^ cm^−2^ and energy of 15 keV. Dopant activation and the interaction of the dipole layer with tunnel oxide were accomplished through rapid thermal annealing (RTA) at 950 °C for 15 s. The remainder of the subsequent standard CMOS procedures were completed for fabricating the TAHOS SONOS-like NVM devices.

![Cross-sectional cell structure of the TAHOS NVM device using dipole engineering.](materials-08-05112-g001){#materials-08-05112-f001}

materials-08-05112-t001_Table 1

###### 

Dipole engineering for TAHOS NVM devices.

  Dipole engineering    w/o Dipole        w/i Dipole Al~2~O~3~   w/i Dipole HfO~2~
  --------------------- ----------------- ---------------------- -------------------
  **Tunneling oxide**   SiO~2~ 40 Å       SiO~2~ 40 Å            SiO~2~ 40 Å
  **Dipole layer**      --                Al~2~O~3~ 10 Å         HfO~2~ 10 Å
  **Trapping layer**    HfSiO~x~ 100 Å    HfSiO~x~ 100 Å         HfSiO~x~ 100 Å
  **Blocking oxide**    Al~2~O~3~ 100 Å   Al~2~O~3~ 100 Å        Al~2~O~3~ 100 Å

3. Results and Discussion
=========================

[Figure 2](#materials-08-05112-f002){ref-type="fig"} plots the I~d~-V~g~ curve of the proposed TAHOS NVM devices. The drain voltage (V~d~) of the I~d~-V~g~ curve is 0.1 V, and V~g~ transverses from 0 to 5 V. The V~th~ at 10^−7^ A I~d~ is 1.68, 2.11, and 1.82 V for the without dipole, Al~2~O~3~ dipole, and HfO~2~ dipole samples, respectively. Al~2~O~3~/HfO~2~ dipole layer incorporation in the TAHOS stacks results in a positive V~th~ shift in the NVM devices. The V~th~ tuning was found to be proportional to the net dipole moment associated with the Hf-O/Si-O and Al-O/Si-O bonds at the high-*k*/SiO~2~ interface because of electronegativity and areal density difference of oxygen atoms \[[@B28-materials-08-05112],[@B29-materials-08-05112]\]. According to the electrical measurement results, the dipole effects caused by the interfacial Al~2~O~3~ and HfO~2~ dipole layer shift the effective work function toward p-metal. Therefore, different dipole layers can be used for V~th~ adjustment for tuning the conventional gate electrode work function.

X-ray photoelectron spectroscopy (XPS) was performed by using an Al Kα X-ray source (1486.6-eV photons) to determine the bonding environments of the Hf atoms. [Figure 3](#materials-08-05112-f003){ref-type="fig"} shows the Hf 4f photoemission peaks of the samples without dipole, with Al~2~O~3~ dipole, and with HfO~2~ dipole. The test sample for XPS was prepared for the without dipole or with Al~2~O~3~ dipole layer following preparation of the HfSiO~x~ thin film after RTA at 950 °C for 15 s. In the without dipole sample, we observed well-defined 4f~5~*~/~*~2~ and 4f~7/2~ feature peaks for the HfSiO~x~ thin film that correspond to Hf--O--Si bonding. For the HfO~2~ dipole sample, these peaks shifted to lower binding energies (4f~5~*~/~*~2~: *ca.* 17.7 eV; 4f~7~*~/~*~2~: *ca.* 16.2 eV), resulting in HfO~2~ dipole formation after RTA \[[@B30-materials-08-05112]\]. Moreover, for the Al~2~O~3~ dipole sample, these peaks shifted to higher binding energies (4f~5~*~/~*~2~: *ca.* 18.7 eV; 4f~7~*~/~*~2~: *ca.* 17.2 eV), resulting in Al~2~O~3~ dipole formation after RTA \[[@B31-materials-08-05112]\]. The XPS results provide definite evidence of HfO~2~ and Al~2~O~3~ dipole formation through dipole engineering.

![I~d~--V~g~ curve of the TAHOS NVM devices.](materials-08-05112-g002){#materials-08-05112-f002}

![Hf 4f XPS spectra of the samples without dipole, with Al~2~O~3~ dipole, and with HfO~2~ dipole.](materials-08-05112-g003){#materials-08-05112-f003}

[Figure 4](#materials-08-05112-f004){ref-type="fig"}a,b presents the P/E characteristics of various pulse widths for different operation conditions. The P/E operations were performed using Fowler--Nordheim tunneling at V~g~ = 16 V and V~g~ = −15 V with V~d~ = V~s~ = 0 V. The V~th~ shift is defined as the threshold voltage change of a device between the written and the erased states. ΔV~th~ increased with the P/E pulse time and bias, and the memory window was \>1.5 V. In conventional flash memory, \>0.8 V memory window is sufficient for judge the "1" or "0" state, the V~th~ window of the device between program/erase state is enough for flash memory operation. No erase saturation effect occurred even at high erase bias or over a long erase time because of TaN's high work function (4.7 eV), which prevents the injection of electrons from the gate \[[@B10-materials-08-05112]\]. Regarding the dipole splits, the Al~2~O~3~ and HfO~2~ dipole samples have higher programming speeds than does the without dipole sample because of the low barrier height for electron tunneling. The Al~2~O~3~ or HfO~2~ dipole samples have slightly lower erasing speeds because of the increasing thickness of gate oxide.

![(**a**) Program characteristics of the TAHOS NVM devices; (**b**) Erase characteristics of the TAHOS NVM devices.](materials-08-05112-g004){#materials-08-05112-f004}

[Figure 5](#materials-08-05112-f005){ref-type="fig"} plots the endurance characteristic of the proposed TAHOS NVM devices. To achieve approximately the same memory window, we used the following P/E conditions: V~g~ = 16 V, 1 us/V~g~ = −15 V, and 0.1 s for the without dipole sample; V~g~ = 16 V, 1 us/V~g~ = 16 V, and 0.1 s for the Al~2~O~3~ dipole sample; and V~g~ = 16 V, 1 us/V~g~ = −16 V, and 0.1 s for the HfO~2~ dipole sample. The NVM device displayed more favorable endurance, retaining 75% of its initial memory window after 10^3^ P/E cycles. For the endurance characteristics, higher erasing V~t~ after cycling is the reliability issue in the conventional flash memory for thick tunnel oxide degradation \[[@B2-materials-08-05112],[@B6-materials-08-05112],[@B8-materials-08-05112]\]. This result is because the degradation of the tunnel oxide (SiO~2~) in TAHOS NVM devices mainly depends on the electrical field. In addition, the endurance curves increase slightly as the number of P/E cycles increase, because of the formation of operation-induced trapped electrons. This is intimately related to the use of thick tunnel oxide and presence of minute residual charges in the SiO~2~ after cycling.

![Endurance characteristics of the TAHOS NVM devices.](materials-08-05112-g005){#materials-08-05112-f005}

[Figure 6](#materials-08-05112-f006){ref-type="fig"} illustrates the retention characteristics with 10^3^ P/E cycled stress condition of the proposed TAHOS NVM at a high temperature (T = 85 °C). The retention time was up to 10^8^ s for 38%, 48%, and 72% charge losses for the Al~2~O~3~ dipole, HfO~2~ dipole, and without dipole samples, respectively. The retention of both of the dipole samples was superior to that of the without dipole sample because of the formation of a thick tunnel oxide. Moreover, the Al~2~O~3~ dipole sample exhibited superior retention to that of the HfO~2~ dipole sample because the Al~2~O~3~ layer has a greater electron barrier height \[[@B31-materials-08-05112]\].

![Retention characteristics of the TAHOS NVM devices.](materials-08-05112-g006){#materials-08-05112-f006}

4. Conclusions
==============

TAHOS NVM was fabricated using an Al~2~O~3~/HfO~2~ dipole layer at an HfSiO~x~/SiO~2~ interface, demonstrating a V~th~ shift and providing work function adjustment. A 2-V memory window was achieved by applying 15 V for only 10 μs. Regarding endurance, a 1-V of memory window was maintained after 10^3^ P/E stress cycles. Regarding retention, 62% of the initial memory window was maintained after a 10-year simulation at high temperature (T = 85 °C). Thus, dipole engineering has great potential for work function adjustment in conventional SONOS-type NVM.
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